click to visit home page
leading the way to the new (solid state) storage frontier .....
pcie  SSDs - click to read article
PCIe SSDs ..
read the article - 2.5 inch PCIe SSDs
2.5" PCIe SSDs .....
SSD SoCs controllers
SSD controller chips ..
SSDs over 163  current & past oems profiled
SSD news ..
Editor:- January 19, 2018 - today published the Top SSD Companies in Q4 2017 - the 43rd quarterly edition in this epoch making series. IP-Maker was 1 of 3 companies which entered the list for the 1st time - coming straight in at #20. the article


IP-Maker provides products and design services for embedded storage systems. The company develops and licenses intellectual properties. Their standards IPs are optimized for high performance storage applications (e.g. enterprise SSDs). Services include customized IPs and IP integration. IP-Maker is located in Aix en Provence, France. IP-Maker is a NVM Express specification adopter.

see also:- IP-Maker news, IP-Maker mentions on

say farewell to reassuringly boring industrial SSDs

Who's who in SSD?- by Zsolt Kerekes, editor

IP-Maker is one of over 30 SSD I/P SoC companies listed here on

The company entered the PCIe SSD market in 2012.
IP-Maker mentions in SSD market history

In January 2012 - IP-Maker released a data transfer manager core - for use in NVMe compatible PCIe SSD designs. It fits between the media and the flash controller.

In May 2015 - IP-Maker announced that its NVMe data transfer manager design passed the UNH-IOL compatibility tests. IP-Maker's IP supports performance in the range of 350K IOPS and 10µs latency in a Gen2 x4 configuration.

In April 2017 - IP-Maker released an FPGA IP which enabled embedded systems with low power CPUs to utilize high performance NVMe SSDs as buffers for video and other streaming IO. Aimed at the industrial and embedded market the technology was described in a paper - Allowing server-class storage in embedded applications (pdf) .
SSD ad - click for more info
the 3 fastest flash PCIe SSDs
optimizing CPUs for use with SSDs
Bad block management in flash SSDs
Optimizing PCIe SSD design performance
Adaptive R/W and DSP ECC in flash SSD IP
Why size matters in SSD design architecture
Data Integrity Challenges in flash SSD Design
don't all PCIe SSDs look pretty much the same?
how will Memory Channel Storage impact PCIe SSDs?
will SSDs end bottlenecks? - and cure all my server problems?
factors which influence and limit flash SSD performance characteristics
What proportion of raw semiconductor memory capacity ought to be usable as storage versus usable as memory?
after AFAs - what's next?
what's the hold up in 2.5" MIL SSDs?
image shows Megabyte's hot air balloon - click to read the article SSD power down architectures and acharacteristics
I've been looking at different aspects of power loss data integrity schemes in mission critical non volatile memory systems for over 30 years.

But every time I revisit this vast topic and compare fresh examples from the market - I learn something a little bit new.

My new blog on this theme - Zero to three seconds - demonstrates the extreme range of hold up times now in the market inside leading edge 2.5" military flash SSDs. Is more better? That depends. the article
storage search banner
now Cinderella industrial systems with "no-CPU" budgets and light wattage footprints can go to the NVMe speed-dating ball
Editor:- April 19, 2017 - A dilemma for designers of embedded systems which require high SSD performance is how can you get the benefits of enterprise class NVMe SSDs for simple applications - which integrate video for example - without at the same time escalating the wattage footprint of the entire attached micro server?

A new paper published today by IP-Maker - Allowing server-class storage in embedded applications (pdf) discusses the problem and how their new FPGA based IP enables any NVMe PCIe SSD to be used in embedded systems to provide sub-microsecond latency using "20x better power efficiency, and 20x lower cost compared to a CPU-based system."

image shows where the FPGA IP fits in the context of an embedded low power system using fast NVMe SSDs

The company says the NVMe host IP - which is now available - can be used in an FPGA connected between the PCIe root port and the cache memory, internal SRAM or external DRAM. It fully controls the NVMe protocol by setting and managing the NVMe commands. No CPU is required. It supports PCIe gen 3 x 8 interface.

Michael Guyard, Marketing Director said that - among other things - applications include:-
  • military recorders
  • portable medical imaging
  • mobile vision products - in robots and drones the article (pdf)

Editor's comments:- Now Cinderella embedded systems with low cost budgets and low wattage footprints can go to the enterprise NVMe performance ball. The new magic - in the form of the FPGA IP released today by IP Maker - has the potential to transform the demographics and class of SSDs seen in future industrial systems.
SSD ad - click for more info

There are several variations possible in the future implementation of NVDIMMs which aim to replace DRAM with tiered DDR-4 flash.

Design approaches which leverage the motherboard DRAM in other sockets on the same motherboard - such as Memory1 from Diablo - have more flexibility in their flash to DRAM ratio than "all in one" designs which place all the memory and the controller in the same single package.

The latter approach carries the same market risks as the old hybrid SSD-HDD drives in the notebook market.

They are optimum ratios for only a very limited set of applications and configurations.
controllernomics and user risk reward with analytics "flash as RAM"

IP-Maker releases Gen 3 NVMe PCIe reference design
storage glue chips
storage glue chips
Editor:- July 11, 2016 - for designers of PCIe SSDs - IP-Maker has released its new Gen 3 NVMe PCIe reference design which is based on the VC709 evaluation kit by Xilinx.

It's integrated with Xilinx's Virtex-7 PCIe Gen3 hard IP and a soft DDR3 controller. The UNH-IOL NVMe compliant design uses a x4 lanes configuration.

See also:- SSD controllers, SSD glue chips
... is published by ACSL